Checking your session…
Design For Test Engineer IV (IC)
Arrow Electronics
San Jose, California, CA
$112k–$170k
Posted today
Direct from employer
About this role
Position: Design For Test Engineer IV (IC) Job Description: What You'll Be Doing: DFT implementation for 3nm and 5nm Networking chips, IP DFT work RTL checks for scan-insertion compatibility using Synopsys Spyglass Scan-Insertion using Tessent TestKompress ATPG pattern generation: Compressed and Uncompressed Mode Tools…
Your free account unlocks your match score for this role, a resume gap analysis to help you get past the ATS scan, a resume tailored to this job description, plus the full description & apply link and similar roles — all direct from employers, no aggregators.
Already have an account? Sign in
← Back to QA Engineer jobs